

C(b) What is claim is:

1 1. A data conversion interface, comprising:
2 a clock signal generator generating a clock signal in response to a mode
3 signal, said mode signal indicating operation in one of at least a first and second
4 data length transfer mode; ^{and}
5 a serial-to-parallel converter receiving the clock signal, the mode signal and
6 serial data, and converting the serial data into parallel data having a data length as
7 set forth in the mode signal.

1 2. The interface of claim 1, wherein the first data length is 8 bits and
2 the second data length is 16 bits.

1 3. The interface of claim 2, wherein the clock signal generator generates
2 a mod 3 clock signal when the mode signal indicates the first data length and
3 generates a mod 4 clock signal when the mode signal indicates the second data
4 length.

1 4. The interface of claim 1, wherein the clock signal generator generates
2 a mod 3 clock signal when the mode signal indicates the first data length and
3 generates a mod 4 clock signal when the mode signal indicates the second data

length.

5. The interface of claim 1, wherein the serial-to parallel converter comprises:

a first transfer unit having a first storage capacity equal to said first data length, storing a first portion of the serial data and converting the stored first portion of the serial data into parallel data of the first data length;

a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a second portion of the serial data and converting the stored second portion of the serial data to parallel data of a length equal to the second storage capacity.

6. The interface of claim 5, wherein the serial-to-parallel converter further comprises:

an enabling control circuit controlling whether the second portion of the serial data is one of same as and different from the first portion of the serial data based on the mode signal.

7. The interface of claim 6, wherein the enabling control circuit controls the input of serial data to the second transfer unit such that when the mode signal

3 indicates the first data length transfer mode, the second portion of the serial data
4 is the same as the first portion of the serial data, and when the mode signal
5 indicates the second data length transfer mode, the second portion of the serial
6 data is different from the first portion of the serial data.

1 8. The interface of claim 5, wherein

2 the first transfer unit includes a first shift register having a length equal to
3 the first data length, and shifts the serial data through the first shift register in
4 response to the clock signal, and outputs the serial data stored in the first shift
5 register in parallel at a predetermined interval;

6 the second transfer unit includes a second shift register having a length
7 equal to the second data length minus the first data length, in a first state the
8 second transfer unit shifts the serial data output from the first shift register
9 through the second shift register in response to the clock signal, in a second state
10 the second transfer unit shifts the serial data input to the first shift register
11 through the second shift register, and the second transfer unit outputs the serial
12 data stored in the second shift register in parallel at the predetermined interval;
13 and

14 a state control unit controlling a state of the second transfer unit based on
15 the mode signal.

1 9. The interface of claim 8, wherein the state control unit receives the
2 serial data output from the first shift register, prevents the serial data output from
3 the first shift register from being input to the second shift register when the mode
4 signal indicates the first data length transfer mode, receives the serial data input
5 to the first shift register, and supplies the serial data input to the first shift register
6 to a serial input of the second shift register when the mode signal indicates the
7 first data length transfer mode.

1 10. The interface of claim 9, wherein the state control unit supplies the
2 serial data output from the first shift register to the serial input of the second shift
3 register when the mode signal indicates the second data length transfer mode, and
4 prevents the serial data input to the first shift register from being input by the
5 second shift register when the mode signal indicates the second data length
6 transfer mode.

1 11. The interface of claim 8, wherein the state control unit receives the
2 serial data output from the first shift register, supplies the serial data output from
3 the first shift register to a serial input of the second shift register when the mode
4 signal indicates the second data length transfer mode, receives the serial data
5 input to the first shift register, and prevents the serial data input to the first shift
6 register from being input by the second shift register when the mode signal

7 indicates the second data length transfer mode.

1 12. The interface of claim 8, wherein the enable control circuit
2 comprises:

3 a first AND gate receiving the serial data output from the first shift register
4 and the mode signal;

5 an inverter inverting the mode signal;

6 a second AND gate receiving output from the inverter and the serial data
7 input to the first shift register; and

8 an OR gate receiving output from the first and second AND gates, and an
9 output of the OR gate connected to a serial input of the second shift register.

1 13. The interface of claim 8, wherein the clock generator generates the
2 clock signal to have a first number of pulses during the predetermined interval
3 when the mode signal indicates the first data length transfer mode, and generates
4 the clock signal to have a second number of pulses during the predetermined
5 interval when the mode signal indicates the second data length transfer mode.

1 14. The interface of claim 13, wherein the first number of pulses equals
2 the first data length and the second number of pulses equals the second data
3 length.

15. The interface of claim 5, wherein
the first transfer unit performs the serial-to-parallel conversion operation
based on a read signal; and
the second transfer unit performs the serial-to-parallel conversion operation
based on the read signal and output from the enable control unit.

17
16. A data conversion interface, comprising:
a clock signal generator generating a clock signal in response to a mode
signal, said mode signal indicating operation in one of at least a first and second
data length transfer mode; *and*
a parallel-to-serial converter receiving the clock signal, the mode signal and
parallel data, and converting the parallel data into serial data having a data length
as set forth in the mode signal.

18
17. The interface of claim 16, wherein the first data length is 8 bits and
the second data length is 16 bits.

19
18. The interface of claim 17, wherein the clock signal generator
generates a mod 3 clock signal when the mode signal indicates the first data
length and generates a mod 4 clock signal when the mode signal indicates the

second data length.

²⁰
~~19~~. The interface of claim ¹¹~~16~~, wherein the clock signal generator generates a mod 3 clock signal when the mode signal indicates the first data length and generates a mod 4 clock signal when the mode signal indicates the second data length.

²¹
~~20~~. The interface of claim ¹¹~~16~~, wherein the parallel-to-serial converter comprises:

a first transfer unit having a first storage capacity equal to said first data length, storing a least significant bits portion of the parallel data, the least significant bits portion having a width equal to the first data length, and outputting the stored least significant bits portion as serial data;

a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a next most significant bits portion of the parallel data, the next most significant bits portion having a width equal to the second storage capacity, and outputting the next most significant bits portion as serial data; and

transfer control unit controlling whether the serial data output from the second transfer unit is output from the parallel-to-serial converter based on the mode signal.

22
21. The interface of claim 20, wherein

the first transfer unit includes a first shift register having a length equal to the first data length, the first transfer unit inputs the least significant bits portion into the first shift register at a predetermined interval and shifts the least significant bits portion out of the first register as serial data in response to the clock signal;

the second transfer unit includes a second shift register having a length equal to the second data length minus the first data length, the second transfer unit inputs the next significant bits portion into the second shift register at the predetermined interval, and shifts the next significant bits portion out of the second shift register as serial data in response to the clock signal; and

the transfer control unit controls whether the serial data output from the second shift register is supplied to a serial input of the first shift register.

23
22. The interface of claim 21, wherein the transfer control unit receives the serial data output from the second shift register, and prevents the serial data output from second first shift register from being input to the first shift register when the mode signal indicates the first data length transfer mode.

24
23. The interface of claim 22, wherein the transfer control unit permits
26
25

the serial data output from the second shift register to be input by the first shift register when the mode signal indicates the second data length transfer mode.

²⁵
~~24~~. The interface of claim ²⁴~~23~~, wherein the transfer control unit comprises:

a first AND gate receiving the serial data output from the second shift register and the mode signal;

an inverter inverting the mode signal;

a second AND gate receiving output from the inverter and a logic level 0 voltage; and

an OR gate receiving output from the first and second AND gates, and an output of the OR gate connected to a serial input of the first shift register.

²⁶
~~25~~. The interface of claim ²⁵~~24~~, wherein the transfer control unit supplies a first logic state to a serial input of the first shift register when the mode signal indicates the first data length transfer operation.

²⁷
~~26~~. The interface of claim ²⁷~~26~~, wherein the clock generator generates the clock signal to have a first number of pulses during the predetermined interval when the mode signal indicates the first data length transfer mode, and generates the clock signal to have a second number of pulses during the predetermined

interval when the mode signal indicates the second data length transfer mode.

²⁰
~~21~~. The interface of claim ²¹~~20~~, wherein the first number of pulses equals the first data length and the second number of pulses equals the second data length.

²⁹
~~28~~. The interface of claim ²¹~~20~~, wherein the first transfer unit performs the parallel-to-serial conversion operation based on a write signal; and the second transfer unit performs the parallel-to-serial conversion operation based on the write signal and output from the transfer control unit.

³²
~~29~~. The interface of claim ¹⁷~~16~~, wherein the parallel-to-serial converter temporarily stores the parallel data, and outputs the parallel data in serial in response to a write signal, and output the parallel data in parallel in response to a read signal.

³³
~~30~~. The interface of claim ¹⁷~~16~~, further comprising: a serial-to-parallel converter receiving the clock signal, the mode signal and serial data, and converting the serial data into parallel data having a data length as set forth in the mode signal.

30
31.

29
28,

The interface of claim 28, wherein

the serial-to parallel converter includes,

a first transfer unit having a first storage capacity equal to said first data length, storing a first portion of the serial data and converting the stored first portion of the serial data into parallel data of the first data length,

a second transfer unit having a second storage capacity, a total of the first and second storage capacities equaling the second data length, the second transfer unit storing a second portion of the serial data and converting the stored second portion of the serial data to parallel data of a length equal to the second storage capacity, and

an enabling control circuit controlling whether the second portion of the serial data is one of same as and different from the first portion of the serial data based on the mode signal; and

the parallel-to-serial converter includes,

a third transfer unit having a third storage capacity equal to said first data length, storing a least significant bits portion of the parallel data, the least significant bits portion having a width equal to the first data length, and outputting the stored least significant bits portion as serial data,

a fourth transfer unit having a fourth storage capacity, a total of the third and fourth storage capacities equaling the second data length, the fourth

29
28

2025 RELEASE UNDER E.O. 14176

21 transfer unit storing a next most significant bits portion of the parallel data, the
22 next most significant bits portion having a width equal to the fourth storage
23 capacity, and outputting the next most significant bits portion as serial data, and
24 transfer control unit controlling whether the serial data output from
25 the fourth transfer unit is output from the parallel-to-serial converter based on the
26 mode signal.

1 ³¹/₃₂. The interface of claim ³⁰/₃₁, wherein
2 the first transfer unit includes a first shift register having a length equal to
3 the first data length, and shifts the serial data through the first shift register in
4 response to the clock signal, and outputs the serial data stored in the first shift
5 register in parallel at a predetermined interval;

6 the second transfer unit includes a second shift register having a length
7 equal to the second data length minus the first data length, in a first state the
8 second transfer unit shifts the serial data output from the first shift register
9 through the second shift register in response to the clock signal, in a second state
10 the second transfer unit shifts the serial data input to the first shift register
11 through the second shift register, and the second transfer unit outputs the serial
12 data stored in the second shift register in parallel at the predetermined interval;

13 a state control unit controlling a state of the second transfer unit based on
14 the mode signal;

